• hpw
  • hpw
  • AD/DA expert
  • Offline
  • From: Guacimara
  • Registered: 2007-05-27
  • Posts: 72

Topic: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

- Have Opto Out on BF as 44.1kHz and connected to ADI-2 Pro fs

- Adi-2 Pro fs Spo shows 44.1kHz what is OK

- Clock SRC SPDIF & SR 44.1kHz

- ADI USB & Multichannel mode


.... sample using ASIO on SPDIF channels, as from old settings using with 48kHz (where App as the master and send to ASIO with set sample rate command)

... samples are distorted and no complains from the RME ASIO driver where 44.1kHz & 48kHz do not mach

... in other words SPDIF input should be checked (as in the old days), whether SR of clock source could be matched

hpw's Website

2 Reply by MC

  • MC
  • MC
  • Administrator
  • Offline
  • From: Germany/Thailand
  • Registered: 2007-04-06
  • Posts: 24,835

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

I don't understand that setup. The SPDIF In should not be used as clock source when trying to use the SRC. How could that work?

Regards
Matthias Carstens
RME

MC's Website

3 Reply by hpw (edited by hpw 2021-08-04 09:22:45)

  • hpw
  • hpw
  • AD/DA expert
  • Offline
  • From: Guacimara
  • Registered: 2007-05-27
  • Posts: 72

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

MC wrote:

I don't understand that setup. The SPDIF In should not be used as clock source when trying to use the SRC. How could that work?

OK, SRC means - "Clock Source" as SPDIF", as the CLOCK MASTER & clock source ALWAYS to use.

The chain is simple to understand:

[1] Gear Output: ADC or any SPDIF (as BF) >> SPDIF Opto Output >> Opto Cable, Clock Master as Internal

[2] Gear Input: Opto Cable >> SPDIF Input >> SPDIF PLL, Clock Master as SPDIF Input


The issue on ADI-2 pro xx driver:

If [1] 48kHz SR & [2] 44.1kHz SR selected by ASIO Host as "Set Samplerate" do not complain, while driver do not check the 48kHz <> 44.1kHz


The OK behavior using BF driver:

If [1] 48kHz SR & [2] 44.1kHz SR selected by ASIO Host as "Set Samplerate" driver DO check the 48kHz <> 44.1kHz mismatch, my SW as 257 'Sample rate request error'

So the RME BF driver and ADI-2 Pro xxx do not behave equal and let the user after lengthy recording to guess about the culprit.

So IMHO it is a SW BUG against the ASIO specifications big_smile

BTW: It is hard the get on web the latest BF driver & FUT release O:(

hpw's Website

4 Reply by MC

  • MC
  • MC
  • Administrator
  • Offline
  • From: Germany/Thailand
  • Registered: 2007-04-06
  • Posts: 24,835

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

I can't check this right now, but If I understood you correctly:

1. The MADIface series driver can not know if the SRC of the AI-2 Pro is set to on or off. Not allowing different sample rates would therefore make use of the SRC feature impossible.

2. Additionally (and that's quite obvious) the driver has no clue about master or slave modes, as there is no such setting in it - this exists ONLY at the unit.

3. Finally SRC is default for the SPDIF input.

So basically you need to set the unit correctly, and the driver is ok as it is. Your first post is a bit misleading as this is not an issue of later firmware or driver versions.

Note: This behaviour is only found with the Pro as it is the only unit with a SRC feature. The other interfaces of the MF series bring an error message when the sample rate does not match (and include master/slave control in the driver).

Regards
Matthias Carstens
RME

MC's Website

  • hpw
  • hpw
  • AD/DA expert
  • Offline
  • From: Guacimara
  • Registered: 2007-05-27
  • Posts: 72

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

>> 1. The MADIface series driver can not know if the SRC of the AI-2 Pro is set to on or off. Not allowing different sample rates would therefore make use of the SRC feature impossible.

this a pitta.... 

AS

. sample rate conversion to avoid in any cases

. so 100% bit perfect and equal SR (as with the n by 44.1kHz or n by 48kHz steps) as the ADC gear provides, impossible to detect by the ADI Pro xx driver & HW

this means, a related warning note should be given...

or a simple solution given, to use the ADI-2 Pro xx as a simple SPDIF recorder

hpw's Website

6 Reply by MC

  • MC
  • MC
  • Administrator
  • Offline
  • From: Germany/Thailand
  • Registered: 2007-04-06
  • Posts: 24,835

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

You can easily see such a mismatch in the State Overview screen.

Regards
Matthias Carstens
RME

MC's Website

  • hpw
  • hpw
  • AD/DA expert
  • Offline
  • From: Guacimara
  • Registered: 2007-05-27
  • Posts: 72

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

MC wrote:

You can easily see such a mismatch in the State Overview screen.

Turtles vote for "a simple solution, to use the ADI-2 Pro xx as a simple SPDIF recorder and as 100% SR & bit perfect"

hpw's Website

  • hpw
  • hpw
  • AD/DA expert
  • Offline
  • From: Guacimara
  • Registered: 2007-05-27
  • Posts: 72

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

As I see it today big_smile

1) On BF & driver GUI we set the clock source. After this the ASIO driver tells about clock mismatches.
    This means, the driver knows about the BF HW sample rates. This SR from the HW gear must be transmitted over the USB
    as extra codes in additional to the sample data stream.... also as the pitch control from the driver to the HW gear.

2) no as on ADI-2 pro xx, IMHO the HW gear tells the sample rates in much larger range, as larger extra code received as extra codes too.
    This means,

    a) we get a similar selection as on the BF driver... internal or digital input... as double to select as driver & HW gear... not nice but duable
 
    b) the external clock reference gets state (one bit) as the SR given from the HW gear

    c) while SRC ON, digital SR input given by the factor of the real SR (n x digital SR), what is already transmitted to the driver.

       In other words, how the SRC acts is not required, only the external master clock reference is required on the driver to detect the mismatch.

     d) if this is not possible to add for a such close to 2k device.... than???

hpw's Website

9 Reply by MC

  • MC
  • MC
  • Administrator
  • Offline
  • From: Germany/Thailand
  • Registered: 2007-04-06
  • Posts: 24,835

Re: ADI-2 Pro FS & ASIO SPDIF 6 SR issue (current lastes FW & Driver)

The ADI-2 Pro is and always was a hardware controlled unit. We won't change that for various reasons, sorry.

Regards
Matthias Carstens
RME

MC's Website